Repository logo
Communities & Collections
All of DSpace
  • English
  • العربية
  • বাংলা
  • Català
  • Čeština
  • Deutsch
  • Ελληνικά
  • Español
  • Suomi
  • Français
  • Gàidhlig
  • हिंदी
  • Magyar
  • Italiano
  • Қазақ
  • Latviešu
  • Nederlands
  • Polski
  • Português
  • Português do Brasil
  • Srpski (lat)
  • Српски
  • Svenska
  • Türkçe
  • Yкраї́нська
  • Tiếng Việt
Log In
New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Browse by Author

Browsing by Author "Kitamaru, D."

Filter results by typing the first few letters
Now showing 1 - 1 of 1
  • Results Per Page
  • Sort Options
  • No Thumbnail Available
    Item
    The Surface-Potential-Based model HiSIM-SOI and its Application to 1/f Noise in Fully-Depleted SOI-MOSFETs
    (Nano Science and Technology Institute (NSTI), 2005-05-08) Sadachika, N.; Yusoff, M. M; Uetsuji, Y.; Bhuyan, Muhibul Haque; Kitamaru, D.; Mattausch, H. J.; Miura-Mattausch, M.
    The fully-depleted SOI-MOSFET model HiSIM-SOI for circuit simulation is the first model for circuit simulation based on a complete surface-potential description. HiSIM-SOI solves the surface potentials at all three SOI-surfaces perpendiculars to the channel surface self-consistently. Besides, verification against measured I-V characteristics, HiSIM-SOI is also verified with a 1/f noise analysis, sensitive to the carrier concentration and distribution along the channel. During the noise analysis, it was found that the carrier concentration increase in SOI-MOSFET leads to an enhanced 1/f noise in comparison with the bulk-MOSFET. Therefore, HiSIM-SOI predicts that further reduction of the silicon-layer thickness necessary for achieving higher driving capability will cause unavoidable noise enhancement.

© Open Research Bangladesh

  • Privacy policy
  • End User Agreement
  • Send Feedback