Design of a Multipurpose Ternary Arithmetic Circuit Using CNTFET
| dc.contributor.author | Jameel, Kazi Muhammad | |
| dc.contributor.author | Mannan, Mohammad Abdul | |
| dc.contributor.author | Hasan, Md. Tanvir | |
| dc.date.accessioned | 2024-01-16T10:41:20Z | |
| dc.date.available | 2024-01-16T10:41:20Z | |
| dc.date.issued | 2016 | |
| dc.description.abstract | In this paper, a multipurpose ternary arithmetic circuit is presented for ternary processors based on carbon nanotube field effect transistors (CNTFETs). Both addition and subtraction can be performed using same circuit’s configuration, which is the special feature of the proposed circuit. The combination of pseudo and complimentary logic structure are employed to blend the binary and ternary logic techniques. The propagation delay and power delay product are 139.5 pico second and 3.18 femto Joule, which indicates significant improvement in power consumption, delay and PDP, compared to few recent ternary full adder designs. | |
| dc.identifier.citation | Kazi Muhammad Jameel, Mohammad Abdul Mannan, Md. Tanvir Hasan, “Design of a Multipurpose Ternary Arithmetic Circuit Using CNTFET”, Journal of Semiconductor Devices and Circuits (STM Journals), Vol. 3, Issue 1, pp. 13-24, 2016. | |
| dc.identifier.other | http://dspace.aiub.edu:8080/xmlui/handle/123456789/2057 | |
| dc.identifier.uri | http://dspace.aiub.edu:8080/jspui/handle/123456789/2057 | |
| dc.language.iso | en | |
| dc.publisher | STM Journals, an imprint of CELNET (Consortium e-Learning Network Pvt. Ltd.) | |
| dc.source | AIUB Institutional Repository | |
| dc.subject | Ternary arithmetic circuits | |
| dc.subject | ternary full adder | |
| dc.subject | TFA | |
| dc.subject | ternary full subtractor | |
| dc.subject | TFS | |
| dc.title | Design of a Multipurpose Ternary Arithmetic Circuit Using CNTFET | |
| dc.type | Article |
Files
Original bundle
1 - 1 of 1
