Finite State Machine Based Directional Counter Design Using VHDL
No Thumbnail Available
Date
2007-12-31
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Bangladesh Electronics and Informatics Society
Abstract
In this work, a directional counter circuit is designed using a light source and light sensor, up-down counter, timer, and a logic circuit to sense the direction of movement of objects and to count the number of objects passing through a gate. A finite-state machine-based approach is adopted for this design. Each step of the design is described with a state diagram, state table, state-assigned table, 'K-maps', Boolean expressions, and logic circuit diagram. Finally, the logic circuit was simulated in VHDL for different test patterns to verify the designed circuit. It is found that the circuit works properly for all conditions.
Description
This is individual research work.
Keywords
Finite State Machine, Directional Counter, FPGA, Simulation, VHDL, Logic Circuit Design
Citation
M. H. Bhuyan, “Finite State Machine Based Directional Counter Design Using VHDL,” Journal of Bangladesh Electronics Society, ISSN: p-1816-1510, vol. 7, no 1-2, pp. 45-53, June-Dec. 2007.
