Design and Optimization of VCO PLL Frequency Synthesizer
| dc.contributor.author | Rahman, Md. Lutfor | |
| dc.contributor.author | Bhuyan, Muhibul Haque | |
| dc.date.accessioned | 2022-08-30T10:24:11Z | |
| dc.date.available | 2022-08-30T10:24:11Z | |
| dc.date.issued | 2010-06-02 | |
| dc.description | PG Student thesis work | |
| dc.description.abstract | Today's mobile communications systems demand higher communication quality, higher data rates, higher frequency of operation, more channels per unit bandwidth, low power consumption, and smaller size. All these constraints combine to make the whole design of the communication systems including components selections and evaluation quite challenging. One portion of this design is the synthesized oscillator. Typically, synthesized oscillators combine a Voltage-Controlled Oscillator (VCO) with a Phase-Locked Loop (PLL) IC, frequency reference (e.g., Crystal/TCXO), and a loop filter. This paper describes the evaluation of the PLL and VCO and relates those evaluations to information that will allow the circuit designer to optimize the whole oscillator design including the loop filter. Few experimental results are also presented. It is found that the designed circuit works very well. | |
| dc.identifier.citation | M. L. Rahman and M. H. Bhuyan, “Design and Optimization of VCO PLL Frequency Synthesizer,” Proceedings of the National Conference on Electronics and Telecommunications for Digital Bangladesh organized by the Bangladesh Electronics Society, Dhaka, 2-3 June 2010, pp. 227-232. | |
| dc.identifier.other | http://dspace.aiub.edu:8080/xmlui/handle/123456789/785 | |
| dc.identifier.uri | http://dspace.aiub.edu:8080/jspui/handle/123456789/785 | |
| dc.language.iso | en_US | |
| dc.publisher | Bangladesh Electronics and Informatics Society | |
| dc.source | AIUB Institutional Repository | |
| dc.subject | VCO | |
| dc.subject | PLL | |
| dc.subject | Frequency Synthesizer | |
| dc.subject | Design and Optimization | |
| dc.title | Design and Optimization of VCO PLL Frequency Synthesizer | |
| dc.type | Article |
Files
Original bundle
1 - 1 of 1
No Thumbnail Available
- Name:
- Draft_DSpace_Publication_Info_Upload_FE_Prof Muhibul BEIS PLL.docx
- Size:
- 3.26 MB
- Format:
- Adobe Portable Document Format
